A SINGLE-CHIP speech-spectrum analyzer is one of the key elements that make it possible to construct small-sizc speech recognition systems with low-power consumption'. Furthermore, to achieve speech-recognition systems providing highresolution rates, the chip is required to provide a high-resolution spectrum analysis and an analog-to-digital interface, as well as suppress noise, such as dc offsets. satisfying these requirements. A classical filter bank approach is employed for spectrum analysis. Furthermore, switched capacitor filter (SCF) techniques are used to realize analog filter bank. resolution. The AID converter outputs are stored in a buffer memory, and can be asychronously read by the CPU. Since both the bandpass and lowpass filter banks contain 308th-order filters as a whole, SCF design techniques to reduce chip area and power consumption are inherently required. For this purpose, the sampling frequencies for the filter banks are reduced from 2OOkHz to 18.8kHz, and a multiplexed SCF technique' is employed. By using an operational amplifier (opamp) shared by 22-channel filters, both the bandpass and lowpass filter banks can be synthesized using only 14 opamps. The opamps are required to operate on a 400kHz clock rate with This paper will present a single-chip speech spectrum analyzer --
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[ S e e p a g e 326 for Table 21 low power consumption. Those requirements are satisfied by employing a 3.5pm CMOS process. The pertinent opamp schematic and design characteristics are shown in Figure 2 and Table IT , respectively. From these design approaches, filter bank area and power consumption are reduced to 4.5mm x 5.1mm and 74mW, respectively. To achieve 9b precision performance, noise, such as dc offsets produced in SCFs: must be suppressed. Particularly, dc offsets among 20-channel BPFs become large, because the dc offsets caused by the feedthrough are mainly determined by ratios of SCF capacitances and the parasitic capacitances of MOS switches3. The SCF capacitances usually differ for each channel. Furthermore, it is difficult to cancel those different dc offsets caused in the multiplexed SCFs with simple circuits. A useful approach to suppressing these dc offsets is to make dc offsets uniform for each channel. For this purpose, in the developed LSI, the same Capacitances are used for all multiplexed BPFs. Equivalent capacitance ratios are realized using resistive dividers, as shown in Figure 3 . The resistive dividers consist of 198 unit resistors to achieve the necessary precision. The resistance ratios are essential to minimize the mean square errors for equivalent capacitance ratios. Additional capacitors (Cal -Ca4) in Figure 3 are utilized to reduce variation in the dc offsets, due to differing source impedances3. Furthermore, in the BPF circuits, a 2nd-order section having its transmission zero at dc is assigned to the output stage. These techniques serve to reduce the dc offsets. The measured dc offsets, after being suppressed by a coupling capacitor CB, as shown in Figure 3 , are less than 5mV.
In the lowpass filter bank, two types of transfer functions are used for low-band channels (1 -10) and high-band channels (11 -20), respectively. Therefore, the dc offsets can be monitored by using two dummy channels, and are cancelled in the CPU. The fabricated LSI: shown in Figure 4 , is mounted on a 28 pin dual-in-line package. It operates on a t5V power supply with 150mW-power consumption. The die size is 7.Omm x 6.5mm using a 3 . 5~ CMOS process. Examples of the measured BPF's amplitude responses are shown in Figure 5 . 
